This paper examines the performance of a timing error detector according to the offset by simulating timing error generation and the estimation process. The purpose is to compensate for offset occurring due to the difference of the sampling clock of the transmission and receiver in an advanced wireless broadcasting system such as DVB-T2 or DVB-S2 that apply an OFDM system using high-order QAM.
Introduction
DVB-T2 is the worlds most advanced digital terrestrial television (DTT) system, offering more robustness, flexibility and 50% more efficiency than any other DTT system. It supports SD, HD, UHD, mobile TV, radio, or any combination thereof. Like its predecessor, DVB-T2 uses orthogonal frequency division multiplex (OFDM) modulation with a large number of sub-carriers delivering a robust signal, and offers a range of different modes, making it a very flexible standard [1] .
In a system based on this OFDM technique, offset occurs due to the difference of the sampling clock of the oscillator used for the system operation of the transmitter and receiver. In order to compensate for the resulting impacts, a timing error detector is used in the receiver [2] , [3] . Figure 1 shows the block diagram of the simulated transmit system. Figure 2 , to analyze such impacts on timing error and examined the results and recovery of the error after compensating for the offset using the timing error detector.
Timing Error Generator / Detector
As shown in Figure 2 , the timing error generator performs a process of transmitting a signal by inserting a sampling frequency error and sampling phase error using the transmitted signal.
To compensate for the error from the clock offset that occurs in the oscillator when the transmitter and receiver are operated, the timing error detector uses the continual pilots (CP) of two continuous OFDM symbols. Since the CP is located in a specific subcarrier of each OFDM symbol, computation for error correction is performed using the CP of the neighboring symbols [4] , [5] . Figure 3 and Figure 4 show the structure of the timing error detector and its operation. First, the first conjugate block performs complex conjugate computation using two neighboring OFDM symbol CPs. After the first computation, the second conjugate block performs complex conjugate computation on a neighboring CP after the first conjugate block computation. After the second computation on the conjugate block, the estimation block is performed to compensate for the estimated offset. For the estimation block, the average is calculated on b m,1 ∼ b m,n , which is the output of the second conjugate block. Then, a tan −1 computation is performed on the result to estimate the offset for error correction. 
Results and Discussion

Simulation of Timing Error Generator
Figures 5 to 8 show the operation according to the offset of the timing error generator. They show the change of each mk and uk for the operation of the interpolator when the offset is generated, in positive ppm and negative ppm.
Simulation of Timing Error Detector
Figures 9 and 10 show the operation of the timing error detector. Here, the sampling clock offset was set at 0.01 ppm in the timing error generator to confirm the operation of the timing error detector. The output of the timing error detector is presented here. Figure 9 shows the output of the timing error detector against the continuous OFDM symbols by multiple frame processing. Although the processing was performed over multiple frames, the error was estimated within a consis- tent range. Here, TED output refers to the estimated value according to the symbol in one OFDM frame, where the minimum value is -8.44606E-06 and the maximum value is 9.29569E-06. Figure 10 shows the output of the average timing error detector of the frame. In cases of the operation of the symbol unit within one frame, an estimation of around 0.01 ppm on average was confirmed; this is the sampling clock offset.
Conclusion
This paper generated a sampling clock offset through a timing error generator in order to compensate for the clock offset in a DVB-T2 system that uses high-order OFDM. The paper also compared the simulation results according to the estimation through the timing error detector. The simulation results indicated that the generated sampling clock offset at +10 ppm was capable of compensating for the offset resulting from the difference of the sampling clock, and the error was precisely estimated following the set-up offset. It is expected to be applicable to high-order QAM over 4096 QAM in other broadcasting technology fields in the future. 
